

FIG. 1




FIG. 2(A)




FIG. 2(B)




FIG. 3A-1




FIG. 3A-2




FIG. 3B-1




FIG. 3B-2




FIG. 4

0001200 "DATE 68960




FIG. 5(A)




FIG. 5(B)

09689120-1001200




FIG. 6

002T0F" 02T68960




FIG. 7




FIG. 8(A)




FIG. 8(B)

卷之三




FIG. 9(A)

09669120 "1012000




FIG. 9(B)




FIG.10




FIG.11




FIG. 12




FIG. 13




FIG. 14a




FIG. 14b




FIG. 14c




FIG. 15




FIG. 16

09689120-1001200




FIG. 17




FIG. 18




FIG. 19




FIG.20

002T0F"02T6B960




FIG. 21




FIG. 22




FIG.23




FIG.24




FIG. 25




FIG. 26




FIG.27

09689120-101200




FIG.28

06689120-101200

Multiplexed audio/video data




FIG.29




FIG.30




FIG.31




FIG.32




FIG.33




FIG.34





FIG.35



MPEG 4:2:0
macroblock

FIG.36A



JPEG 2:1:1
macroblock

FIG.36B




FIG.37




FIG.38




FIG.39







FIG. 41



09669120 - 1012000




FIG.43




FIG.44

09690120-101200




FIG.45




FIG.46





FIG.48




FIG.49









FIG.50

09689120-101200







8 bit value



16 bit value



32 bit value



base + 3
base + 2
base + 1
base + 0

FIG.55




FIG.56




FIG.57




FIG.58




FIG.59

DATA DETECTOR - 101200




FIG.60




FIG.61




FIG.62

00101100110110101100100




FIG.63

This looks like an MPEG picture start




FIG.64

This looks like an MPEG slice start (0x28)

00000000 00000000 00000001 00101000 00000000 00000000 00001000

This looks like the prefix for a non-aligned
MPEG start code

FIG.65

00000000 00000000 00000000 00000000 00000000 00000000 00000000




FIG.66

00000000000000000000000000000000




FIG.67




FIG.68




FIG.69




FIG.70




FIG.71




FIG.72




FIG.73




FIG.74A




FIG.74B




FIG.74C




FIG.74D

$$\left\{ \begin{array}{l} \text{horiz_macroblocks} = \frac{\text{horiz_pels} + 15}{16} \\ \text{vert_macroblocks} = \frac{\text{vert_pels} + 15}{16} \end{array} \right.$$

FIG.75




FIG.76




FIG.77




FIG.78




FIG.79




FIG.80




FIG.81




FIG.82




FIG.83




FIG.84




FIG.85




FIG.86




FIG.87




FIG.88




FIG.89




FIG.90

0066991200-101200




FIG.91




FIG.92





FIG.93






FIG.95

1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96

002107-02163960




FIG.97




FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16

59	58	59	60	61	62	63	64
----	----	----	----	----	----	----	----

FIG.99




FIG.100




FIG.101




FIG.102




FIG.103




FIG.104




FIG. 105




FIG. 106




FIG. 107



FIG.108




FIG.109

0916091200 - 1011200




FIG. 110




FIG. 111




FIG.112




FIG.113




FIG. 114






FIG. 115






FIG.118

0969120 - 101200




FIG. 119




FIG.120

00669200-103200




FIG.121A




FIG.121B




FIG. I 22




FIG. I 23





FIG.124



卷之三




FIG. 126




FIG.127




FIG.128




FIG.129




FIG. 130




FIG. 131




FIG. 132




FIG. 133




FIG. 134

096991200 101200






FIG. I 35



Key:-

coefficient

constant coefficient multiplier



adder,subtractor

FIG.136




FIG. 137




FIG. 138




FIG. 139





FIG. 140



NOTE: "COMMON BLOCK" IS ENTIRELY
COMBINATIONAL (NO LATCHING)




FIG. 141

0066881200-1014200




FIG. 142

00000000000000000000000000000000




FIG. 143




FIG. 144




FIG.145

0506012000 - 4042000




FIG.146

00000000000000000000000000000000




FIG. 147




FIG.148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG.149

00669120 - 101200




FIG. 150

00689120 - 1001200




FIG. 151





FIG. 152

Read Cycle



00000000000000000000000000000000


Write Cycle

FIG.154




FIG. 155




FIG. 156




FIG. I 57




FIG. I 58




FIG.159A




FIG.159B




FIG.159C




FIG. 160

BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 +

00	01	02	03	04	05	06	07	08	09	0A	0B
0C	0D	0E	0F	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61	62	63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	8A	8B	8C	8D	8E	8F

FIG.161A

COMPONENT1 OFFSET 0x100 +


00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23


FIG.161B

COMPONENT1 OFFSET 0x200 +

00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23


FIG.161C





BLOCK ADDRESS=0+0+0+0x5D8+0x28+0x2C+1=0x62D

FIG. 163A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A

FIG. 163B




FIG. 164

096691200-101200




FIG. 165

09699130-101200




FIG. 166




FIG. 167




FIG. 168




FIG. 169